

257	772
Class	Subclass
ISSUE CLASSIFICATION	

PATENT NUMBER

U.S. UTILITY Patent Application

O.I.P.E.	PATENT DATE	
SCANNED	9/14/02	Q.A. 14G

APPLICATION NO.	CONT/PRIOR	CLASS	SUBCLASS	ART UNIT	EXAMINER
09/768911		40 257	37.2	2011	ZARNEE 2827

APPLICANTS

Lap-Wai Chow
Tamer S. El-Sawy
William Black

TITLE

Integrated circuit chip product and method for fabricating the same using vias without metal terminations

PTO-2040
12/99

ISSUING CLASSIFICATION

DRAWINGS		NOTICE OF ALLOWANCE MAILED	
Sheet Drawing	Box Drawing	Print File	Printed Copy
1	4	12/13/02	12/18/02
Div. A. Zalack (Assistant Examiner)		12/18/02	
ALBERT W. PALADINI PRIMARY EXAMINER		12/18/02	
J. McMillan (Legal Instruments Examiner)		12/16/02	
ISSUE FEE		ISSUE BATCH NUMBER	
Amount Due \$1,580.00		12/13/02	

The term of this patent
subsequent to _____ (date)
has been disclaimed

The term of this patent shall
not extend beyond the expiration date
of U.S. Patent No. _____

The terminal _____ months of
this patent have been disclaimed.

WARNING:
The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 369.
Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-438A
(Rev. 6/98)FILED WITH: DISK (CRF) FICHE CD-ROM
(Attached in pocket on right inside flap)

(FACE)

DRAWINGS IN FILE

100%